A Variable Delay Line Phase Locked Loop For Cpu-coprocessor Synchronization

Publisher Website

1 January 1988

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

Abstract

No abstract available

Keywords

This publication has 1 reference indexed in Scilit:

Design of PLL-based clock generation circuits
IEEE Journal of Solid-State Circuits, 1987