Formal verification of PowerPC arrays using symbolic trajectory evaluation

Publisher Website

24 August 2005

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/dac.1996.545655

Abstract

No abstract available

Keywords

This publication has 5 references indexed in Scilit:

Formal verification by symbolic evaluation of partially-ordered trajectories
Formal Methods in System Design, 1995
Verity—A formal verification program for custom CMOS circuits
IBM Journal of Research and Development, 1995
Formally verifying a microprocessor using a simulation methodology
Published by Association for Computing Machinery (ACM) ,1994
Graph-Based Algorithms for Boolean Function Manipulation
IEEE Transactions on Computers, 1986
Automatic verification of finite-state concurrent systems using temporal logic specifications
ACM Transactions on Programming Languages and Systems, 1986