A High-Speed and High-Responsivity Photodiode in Standard CMOS Technology
- 1 March 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Photonics Technology Letters
- Vol. 19 (4) , 197-199
- https://doi.org/10.1109/lpt.2006.890055
Abstract
This work investigates a new silicon (Si) photodiode (PD) by standard complementary metal-oxide-semiconductor (CMOS) process. The basic structure of the proposed Si PD is formed by multiple p-n diodes with shallow trench isolation oxide in between p- and n-region from Taiwan Semiconductor Manufacturing Company 0.18-mum CMOS technology. The proposed PD demonstrates a responsivity of 0.37 A/W at zero bias (lambda=823nm). At reverse bias (VR) of 14.3 V, the fabricated PD exhibits a high responsivity of 0.74 A/W, a -3-dB electrical bandwidth of 1.6 GHz, and an eye diagram at 3.5 Gb/sKeywords
This publication has 8 references indexed in Scilit:
- A 15-Gb/s 2.4-V Optical Receiver Using a Ge-on-SOI Photodiode and a CMOS ICIEEE Photonics Technology Letters, 2006
- A High-Speed 850-nm Optical Receiver Front-End in 0.18-$muhbox m$CMOSIEEE Journal of Solid-State Circuits, 2006
- A 3-Gb/s optical detector in standard CMOS for 850-nm optical communicationIEEE Journal of Solid-State Circuits, 2005
- A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-endIEEE Journal of Solid-State Circuits, 2005
- 2-gb/s CMOS optical integrated receiver with a spatially Modulated photodetectorIEEE Photonics Technology Letters, 2005
- 10-Gb/s all-silicon optical receiverIEEE Photonics Technology Letters, 2003
- High-speed monolithically integrated silicon photoreceivers fabricated in 130-nm CMOS technologyJournal of Lightwave Technology, 2002
- CMOS-compatible planar silicon waveguide-grating-coupler photodetectors fabricated on silicon-on-insulator (SOI) substratesIEEE Journal of Quantum Electronics, 2002