Pipelined processors and worst case execution times
- 1 October 1993
- journal article
- research article
- Published by Springer Nature in Real-Time Systems
- Vol. 5 (4) , 319-343
- https://doi.org/10.1007/bf01088834
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- SMART (strategic memory allocation for real-time) cache designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Predicting program execution times by analyzing static and dynamic program pathsReal-Time Systems, 1993
- Hard Real-Time Scheduling: The Deadline-Monotonic ApproachIFAC Proceedings Volumes, 1991
- Scheduling hard real-time systems: a reviewSoftware Engineering Journal, 1991
- Constructing Predictable Real Time SystemsPublished by Springer Nature ,1991
- Experiments with a program timing tool based on source-level timing schemaPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- SMART (strategic memory allocation for real-time) cache design using the MIPS R3000Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- On the complexity of fixed-priority scheduling of periodic, real-time tasksPerformance Evaluation, 1982
- Scheduling Algorithms for Multiprogramming in a Hard-Real-Time EnvironmentJournal of the ACM, 1973
- Analysis of Graphs by Ordering of NodesJournal of the ACM, 1972