Formalizing Signature Analysis for Control Flow Checking of Pipelined RISC Microprocessors
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 936
- https://doi.org/10.1109/test.1991.519759
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Control-flow checking using watchdog assists and extended-precision checksumsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Continuous signature monitoring: efficient concurrent-detection of processor control errorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Exploiting instruction-level resource parallelism for transparent, integrated control-flow monitoringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of microprocessors with built-in on-line testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new approach to control flow checking without program modificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Optimized synthesis of concurrently checked controllersIEEE Transactions on Computers, 1990
- Processor architecture considerations for embedded controller applicationsIEEE Micro, 1988
- System Considerations in the Design of the Am29000IEEE Micro, 1987
- Processor Control Flow Monitoring Using Signatured Instruction StreamsIEEE Transactions on Computers, 1987
- A VLSI RISCComputer, 1982