A 1-V heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing
- 1 November 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (11) , 1697-1704
- https://doi.org/10.1109/4.881217
Abstract
A heterogeneous reconfigurable platform enables the flexible implementation of baseband wireless functions at energy levels between 10 and 100 MOPS/mW, six times higher than traditional digital signal processors. A 5.2 mm/spl times/6.7 mm prototype processor, targeted for voice compression, is implemented in a 0.25-/spl mu/m 6-metal CMOS process, and consumes 1.8 mW at an average operation rate of 40 MHz. It combines an embedded microprocessor with an array of computational units of different granularities, connected by a hierarchical reconfigurable interconnect network.Keywords
This publication has 8 references indexed in Scilit:
- Interconnect architecture exploration for low-energy reconfigurable single-chip DSPsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Ultra-low-power domain-specific multimedia processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power equalizers for 51.84 Mb/s very-high-speed digital subscriber loop (VDSL) modemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-swing interconnect interface circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1 V DSP for wireless communicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1 V heterogeneous reconfigurable processor IC for baseband wireless applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A dynamic voltage scaled microprocessor systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- The design of a low energy FPGAPublished by Association for Computing Machinery (ACM) ,1999