Solder joint crack propagation analysis of wafer-level chip scale package on printed circuit board assemblies

This publication has 9 references indexed in Scilit:

• Fabrication of wafer level chip scale packaging for optoelectronic devices
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Materials and mechanics issues in flip-chip organic packaging
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The Ultra CSP/sup TM/ wafer scale package
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Characterization of a no-flow underfill encapsulant during the solder reflow process
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• High performance underfills development - materials, processes, and reliability
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Solder joint reliability of flip chip and plastic ball grid array assemblies under thermal, mechanical, and vibration conditions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Solder Joint Reliability of Wafer Level Chip Scale Packages (WLCSP): A Time-Temperature-Dependent Creep Analysis
  Journal of Electronic Packaging, 2000
• Microelectronics Packaging Handbook
  Published by Springer Nature ,1997
• Chip scale package: "a lightly dressed LSI chip"
  IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, 1995