Adaptive equalization and data recovery in a dual-mode (PAM2/4) serial link transceiver
- 26 October 2004
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Common-mode backchannel signaling system for differential high-speed linksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Equalization and clock recovery for a 2.5-10Gb/s 2-PAM/4-PAM backplane transceiver cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Transmit pre-emphasis for high-speed time-division-multiplexed serial-link transceiverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An adaptive pam-4 5-Gb/s backplane transceiver in 0.25-μm CMOSIEEE Journal of Solid-State Circuits, 2003
- 1.6 Gb/s/pin 4-PAM signaling and circuits for a multidrop busIEEE Journal of Solid-State Circuits, 2001
- Adaptive nonlinear cancellation for high-speed fiber-optic systemsJournal of Lightwave Technology, 1992
- Techniques for high-speed implementation of nonlinear cancellationIEEE Journal on Selected Areas in Communications, 1991
- Stationary and nonstationary learning characteristics of the LMS adaptive filterProceedings of the IEEE, 1976