A single chip regenerator for transmission systems operating in the range 2-320 Mbits/s
- 1 June 1982
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 17 (3) , 553-558
- https://doi.org/10.1109/JSSC.1982.1051774
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- 7B8B balanced code with simple error detecting capabilityElectronics Letters, 1980
- Direct jitter measurement techniqueElectronics Letters, 1979
- An Experimental 560 Mbits/s Repeater with Integrated CircuitsIEEE Transactions on Communications, 1977
- Statistical Properties of Timing Jitter in a PAM Timing Recovery SchemeIEEE Transactions on Communications, 1974
- Statistics of Regenerative Digital TransmissionBell System Technical Journal, 1958