Performance of CMOS differential circuits

This publication has 9 references indexed in Scilit:

• Self-timed precharge latch
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Evaluation of two-summand adders implemented in ECDL CMOS differential logic
  IEEE Journal of Solid-State Circuits, 1991
• Implementation of iterative networks with CMOS differential logic
  IEEE Journal of Solid-State Circuits, 1988
• A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic
  IEEE Journal of Solid-State Circuits, 1987
• Design procedures for differential cascode voltage switch circuits
  IEEE Journal of Solid-State Circuits, 1986
• Design-performance trade-offs in CMOS-domino logic
  IEEE Journal of Solid-State Circuits, 1986
• Differential split-level CMOS logic for subnanosecond speeds
  IEEE Journal of Solid-State Circuits, 1985
• Cascode voltage switch logic: A differential CMOS logic family
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• NORA: a racefree dynamic CMOS technique for pipelined logic structures
  IEEE Journal of Solid-State Circuits, 1983