Design of a process-tolerant cell library for regular structures using symbolic layout and hierarchical compaction
- 1 June 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 23 (3) , 714-721
- https://doi.org/10.1109/4.310
Abstract
A method to design cell libraries for macrocell layouts, which are constructed as an array of cells, is discussed. It is based on symbolic layout and a hierarchical compaction algorithm. This algorithm provides automatic terminal fitting and compacts cells in such a way that translated and mirrored cells are kept identical. The cells can be changed with a set of parameters by a macrocell generator. The compaction technique then guarantees that no design-rule errors occur for any combination of the parameter values. The method also allows easy adaptability to circuit techniques and layout rules. It can be applied to all regular hierarchical layout structures where constrained cells have to be designed. Once the library is established its cells can be used over and over again with different personality matrices for fast generation of correct layout.Keywords
This publication has 11 references indexed in Scilit:
- CAMELEON: a process-tolerant symbolic layout systemIEEE Journal of Solid-State Circuits, 1988
- Evolution of CAD tools towards third generation custom VLSI designRevue de Physique Appliquée, 1987
- SLS: An Advanced Symbolic Layout System for Bipolar and FET DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- An intelligent module generator environmentPublished by Association for Computing Machinery (ACM) ,1986
- A Fully Automatic Hierarchical CompactorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A Subjective Review of CompactionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A design by example regular structure generatorPublished by Association for Computing Machinery (ACM) ,1985
- An Algorithm to Compact a VLSI Symbolic Layout with Mixed ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Bristle Blocks: A Silicon CompilerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Depth-First Search and Linear Graph AlgorithmsSIAM Journal on Computing, 1972