A 5-Gb/s 0.25-μm CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit

This publication has 13 references indexed in Scilit:

• A 0.5-3.5 Gb/s low-power low-jitter serial data CMOS transceiver
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• An offset-cancelled CMOS clock-recovery/demux with a half-rate linear phase detector for 2.5 Gb/s optical communication
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A CMOS clock recovery circuit for 2.5-Gb/s NRZ data
  IEEE Journal of Solid-State Circuits, 2001
• A fully integrated SiGe receiver IC for 10-Gb/s data rate
  IEEE Journal of Solid-State Circuits, 2000
• A 0.8-μm CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links
  IEEE Journal of Solid-State Circuits, 1996
• A CMOS serial link for fully duplexed data communication
  IEEE Journal of Solid-State Circuits, 1995
• A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolution
  IEEE Journal of Solid-State Circuits, 1994
• A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture
  IEEE Journal of Solid-State Circuits, 1993
• Precise delay generation using coupled oscillators
  IEEE Journal of Solid-State Circuits, 1993
• Charge-Pump Phase-Lock Loops
  IEEE Transactions on Communications, 1980