Fast Carry-Propagation Iterative Networks
- 1 February 1968
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-17 (2) , 136-145
- https://doi.org/10.1109/tc.1968.227402
Abstract
—The operation speed of a one-dimensional, unilateral, iterative switching network with strictly combinational cells is often drastically limited by the propagation delays of carry variables. In this paper an attempt is made to extend to other iterative networks the scheme of a fast carry-propagation circuit proposed by several authors for parallel adder. The class of the networks which are realizable according to this scheme is small but contains many networks of practical interest.Keywords
This publication has 9 references indexed in Scilit:
- A Cellular Structure for Sequential NetworksIEEE Transactions on Computers, 1969
- A Fast Carry-Propagation Circuit for Base 3 Signed Non redundant ArithmeticIEEE Transactions on Electronic Computers, 1966
- The Production of Completion Signals by Asynchronous, Iterative NetworksIEEE Transactions on Electronic Computers, 1964
- High-Speed Transistorized Adder for a Digital ComputerIRE Transactions on Electronic Computers, 1960
- Circuiti per accelerare la propagazione del riporto in addizionatori di tipo paralleloIl Nuovo Cimento (1869-1876), 1960
- A comparison of sequential and iterative circuitsTransactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics, 1960
- Parallel addition in digital computers: a new fast ‘carry’ circuitProceedings of the IEE - Part B: Electronic and Communication Engineering, 1959
- Iterative Combinational Switching Networksߞ General Design ConsiderationsIEEE Transactions on Electronic Computers, 1958
- Fast Carry Logic for Digital ComputersIEEE Transactions on Electronic Computers, 1955