The future of nanocomputing
- 11 August 2003
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 36 (8) , 44-53
- https://doi.org/10.1109/mc.2003.1220581
Abstract
We are aware that the semiconductor industry had already entered the nanotechnology world. The working group proposed a hierarchy consisting of four levels: devices, architecture, state variables and data representation. We review on 3D heterogeneous integration, quantum cellular automata, defect-tolerant architecture, quantum computing, nano devices and other novel devices. This experience suggests some criteria we will need to apply to bring these early research efforts into the realm of high-volume manufacturing.Keywords
This publication has 22 references indexed in Scilit:
- TUNNELING PHASE LOGIC CELLULAR NONLINEAR NETWORKSInternational Journal of Bifurcation and Chaos, 2001
- Gate-controlled electron spin resonance in heterostructuresPhysical Review B, 2001
- Performance assessment of adiabatic quantum cellular automataJournal of Applied Physics, 2001
- 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integrationProceedings of the IEEE, 2001
- Interconnect limits on gigascale integration (GSI) in the 21st centuryProceedings of the IEEE, 2001
- Relative performance of three nanoscale devices - CMOS, RTDs and QCAs - against a standard computing taskNanotechnology, 2001
- Toward quantum computation: a five-qubit quantum processorIEEE Micro, 2001
- Quantum-dot cellular automata: computing with coupled quantum dotsInternational Journal of Electronics, 1999
- A Defect-Tolerant Computer Architecture: Opportunities for NanotechnologyScience, 1998
- A silicon-based nuclear spin quantum computerNature, 1998