High performance 3.3- and 5-V 0.5-μm CMOS technology for ASIC's

This publication has 9 references indexed in Scilit:

• Early Electromigration Failure in Submicron width, Multilayer Al Alloy Conductors: Sensitivity to Stripe Length
  MRS Proceedings, 1994
• Predictive worst case statistical modeling of 0.8- mu m BICMOS bipolar transistors: a methodology based on process and mixed device/circuit level simulators
  IEEE Transactions on Electron Devices, 1993
• Hot-Carrier Reliability of MOS VLSI Circuits
  Published by Springer Nature ,1993
• Modeling and characterization of gate oxide reliability
  IEEE Transactions on Electron Devices, 1988
• A high performance submicron CMOS process with self-aligned chan-stop and punch-through implants (Twin-Tub V)
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• A Methodology for Worst-Case Analysis of Integrated Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
• Fortran 77 program and user's guide for the generation of Latin hypercube and random samples for use with computer models
  Published by Office of Scientific and Technical Information (OSTI) ,1984
• Small-signal MOSFET models for analog circuit design
  IEEE Journal of Solid-State Circuits, 1982
• MEDUSA--A Simulator for Modular Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982