Automatic transistor sizing in high performance CMOS logic circuits
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The authors present new methods for optimization-based automatic transistor sizing in digital CMOS VLSI circuits. The main novelty of their approach is that complete and accurate solutions of the circuit optimization problem are achieved at low computational costs. Hence complex design problems can be solved. As a practical application of the concepts, a circuit consisting of 11 logic gates is optimized. As a second example, the decoder of a hierarchical 64k-SRAM is considered, where parallel interacting signal paths are critical for timing. Noninferior design alternatives can be obtained by optimizing the different critical signal paths by successive application of the methods Author(s) Hoppe, B. Siemens AG, Munchen, West Germany Neuendorf, G. ; Schmitt-Landsiedel, D.Keywords
This publication has 5 references indexed in Scilit:
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Aesop: a tool for automated transistor sizingPublished by Association for Computing Machinery (ACM) ,1987
- Macromodeling and Optimization of Digital MOS VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- A survey of optimization techniques for integrated-circuit designProceedings of the IEEE, 1981