High-speed VLSI architectures for Huffman and Viterbi decoders
- 1 June 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 39 (6) , 385-391
- https://doi.org/10.1109/82.145297
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Look-ahead in dynamic programming and quantizer loopsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Improving the iteration bound of finite state machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High throughput reconstruction of Huffman-coded imagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Parallel Viterbi decoding by breaking the compare-select feedback bottleneckPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Algorithm transformations for unlimited parallelismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Pipelining in dynamic programming architecturesIEEE Transactions on Signal Processing, 1991
- Algorithm transformation techniques for concurrent processorsProceedings of the IEEE, 1989
- The viterbi algorithmProceedings of the IEEE, 1973
- Error bounds for convolutional codes and an asymptotically optimum decoding algorithmIEEE Transactions on Information Theory, 1967
- A Method for the Construction of Minimum-Redundancy CodesProceedings of the IRE, 1952