Symbolic Simulation for Functional Verification with ADLIB and SDL
- 1 January 1981
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The basic verification problem addressed in this paper is to determine the consistency of two digital design descriptions. This is done by symbolically simulating each description and comparing the results. This approach is complicated by the presence of different levels of abstraction and asynchronous timing. This paper motivates interest in this problem and provides background information on verification, ADLIB, and SDL. It then discusses approaches for dealing with the problems encountered in the symbolic simulation of ADLIB/SDL descriptions.Keywords
This publication has 7 references indexed in Scilit:
- Symbolic Simulation for Correct Machine DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- The Application of Program Verification to Hardware VerificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Design and Verification of Large-Scale Computers by Using DDLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Design Verification Based on Functional AbstractionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- SABLE: A Tool for Generating Structured, Multi-Level SimulationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Hardware VerificationIEEE Transactions on Computers, 1977
- An Introduction to Proving the Correctness of ProgramsACM Computing Surveys, 1976