Scaling Limitations of Monolithic Polycrystalline-Silicon Resistors in VLSI Static RAM's and Logic

This publication has 24 references indexed in Scilit:

• Modeling and optimization of monolithic polycrystalline silicon resistors
  IEEE Transactions on Electron Devices, 1981
• Invited: Circuit scaling limits for ultra-large-scale integration
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981
• Dopant segregation in polycrystalline silicon
  Journal of Applied Physics, 1980
• TA-A5 scaling and limits of monolithic polycrystalline silicon resistors
  IEEE Transactions on Electron Devices, 1980
• Performance limits of E/D NMOS VLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1980
• Variable resistance polysilicon for high density CMOS RAM
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1979
• The electrical properties of polycrystalline silicon films
  Journal of Applied Physics, 1975
• Design of ion-implanted MOSFET's with very small physical dimensions
  IEEE Journal of Solid-State Circuits, 1974
• Polycrystalline silicon resistors for integrated circuits
  Solid-State Electronics, 1973
• Low power MOSFET memory cells using Schottky-barrier diodes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1972