Theoretical modeling of superscalar processor performance
- 24 August 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Limits of Control Flow on ParallelismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- On The Limits Of Program Parallelism And Its SmoothabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Instruction window size trade-offs and characterization of program parallelismIEEE Transactions on Computers, 1994
- Instruction-level parallel processing: History, overview, and perspectiveThe Journal of Supercomputing, 1993
- Two-ported cache alternatives for superscalar processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Dynamic dependency analysis of ordinary programsPublished by Association for Computing Machinery (ACM) ,1992
- Limits of instruction-level parallelismPublished by Association for Computing Machinery (ACM) ,1991
- The nonuniform distribution of instruction-level and machine parallelism and its effect on performanceIEEE Transactions on Computers, 1989