Low power SEU immune CMOS memory circuits
- 1 December 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 39 (6) , 1679-1684
- https://doi.org/10.1109/23.211353
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- A proposed new structure for SEU immunity in SRAM employing drain resistanceIEEE Electron Device Letters, 1987
- An SEU Tolerant Memory Cell Derived from Fundamental Studies of SEU Mechanisms in SRAMIEEE Transactions on Nuclear Science, 1987
- Single Event Upset in SOS Integrated CircuitsIEEE Transactions on Nuclear Science, 1987
- Single Event Upset Rate Estimates for a 16-K CMOS SRAMIEEE Transactions on Nuclear Science, 1985
- Memory System Design for Tolerating Single Event UpsetsIEEE Transactions on Nuclear Science, 1983
- Error Analysis and Prevention of Cosmic Ion-Induced Soft Errors in Static CMOS RAMsIEEE Transactions on Nuclear Science, 1982
- CMOS RAM Cosmic-Ray-Induced-Error-Rate AnalysisIEEE Transactions on Nuclear Science, 1981
- Simulation of Cosmic-Ray Induced Soft Errors and Latchup in Integrated-Circuit Computer MemoriesIEEE Transactions on Nuclear Science, 1979
- Cosmic Ray Induced in MOS Memory CellsIEEE Transactions on Nuclear Science, 1978
- Satellite Anomalies from Galactic Cosmic RaysIEEE Transactions on Nuclear Science, 1975