A design of programmable logic arrays with random pattern-testability
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (1) , 5-10
- https://doi.org/10.1109/43.3125
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- On the design of random pattern testable PLA based on weighted random pattern testingJournal of Electronic Testing, 1992
- Implementing a Built-In Self-Test PLA DesignIEEE Design & Test of Computers, 1985
- Logic Testing and Design for TestabilityPublished by MIT Press ,1985
- On Random Pattern Test LengthIEEE Transactions on Computers, 1984
- Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-TestIBM Journal of Research and Development, 1983
- Probabilistic Analysis of Random Test Generation Method for Irredundant Combinational Logic NetworksIEEE Transactions on Computers, 1975