On the design of random pattern testable PLA based on weighted random pattern testing

This publication has 19 references indexed in Scilit:

• Fault detection effectiveness of weighted random patterns
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Enhancing random-pattern coverage of programmable logic arrays via masking technique
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• A new approach to the design of built-in self-testing PLAs for high fault coverage
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Design of large embedded CMOS PLAs for built-in self-test
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• A design of programmable logic arrays with random pattern-testability
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Implementing a Built-In Self-Test PLA Design
  IEEE Design & Test of Computers, 1985
• A Testable PLA Design with Low Overhead and High Fault Coverage
  IEEE Transactions on Computers, 1984
• A Heuristic Test-Pattern Generator for Programmable Logic Arrays
  IBM Journal of Research and Development, 1980
• Detection of Faults in Programmable Logic Arrays
  IEEE Transactions on Computers, 1979
• Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's)
  IEEE Transactions on Computers, 1979