Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Gradient-based optimization of custom circuits using a static-timing formulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- RITUAL: a performance driven placement algorithm for small cell ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- JiffyTune: circuit optimization using time-domain sensitivitiesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
- Fast and exact simultaneous gate and wire sizing by Lagrangian relaxationPublished by Association for Computing Machinery (ACM) ,1998
- Circuit optimization via adjoint LagrangiansPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- Incremental event-driven simulation of digital FET circuitsPublished by Association for Computing Machinery (ACM) ,1993
- Piecewise approximate circuit simulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- A Globally Convergent Augmented Lagrangian Algorithm for Optimization with General Constraints and Simple BoundsSIAM Journal on Numerical Analysis, 1991
- Sensitivity computation in piecewise approximate circuit simulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Graph Theory with ApplicationsPublished by Springer Nature ,1976