An FPGA run-time system for dynamical on-demand reconfiguration
- 10 June 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Designing an operating system for a heterogeneous reconfigurable SoCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A lightweight approach for embedded reconfiguration of FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Networks on Chip as Hardware Components of an OS for Reconfigurable SystemsPublished by Springer Nature ,2003
- Reconfigurable hardware as shared resource for parallel threadsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The first real operating system for reconfigurable computersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dynamic hardware plugins in an FPGA with partial run-time reconfigurationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Preemptive multitasking on FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- Efficient decoding of compressed dataJournal of the American Society for Information Science, 1995
- A universal algorithm for sequential data compressionIEEE Transactions on Information Theory, 1977