Breaking the frame-buffer bottleneck with logic-enhanced memories
- 1 November 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Computer Graphics and Applications
- Vol. 12 (6) , 65-74
- https://doi.org/10.1109/38.163626
Abstract
Logic-enhanced memory chips that can remove the rasterizer/frame buffer bottleneck which limits the performance of current image-generation architectures are discussed. Putting pixel memory on-chip with rasterizing processors provides the two to three orders of magnitude improvement in access rates needed to support realistic shading models and aliasing in interactive systems. Current high-performance graphics systems and logic-enhanced memory architectural issues are reviewed. The design of the PixelFlow Enhanced Memory Chip (EMC), which exploits advances in semiconductor technology and circuit techniques to build compact, high-performance rasterizers, is described.Keywords
This publication has 8 references indexed in Scilit:
- PixelFlow: high-speed rendering using image compositionACM SIGGRAPH Computer Graphics, 1992
- Pixel-planes 5: a heterogeneous multiprocessor graphics system using processor-enhanced memoriesACM SIGGRAPH Computer Graphics, 1989
- A display system for the Stellar graphics supercomputer model GS1000ACM SIGGRAPH Computer Graphics, 1988
- The triangle processor and normal vector shaderACM SIGGRAPH Computer Graphics, 1988
- Subanosecond pixel rendering with million transistor chipsACM SIGGRAPH Computer Graphics, 1988
- A self-terminating low-voltage swing CMOS output driverIEEE Journal of Solid-State Circuits, 1988
- A Configurable Pixel Cache for Fast Image GenerationIEEE Computer Graphics and Applications, 1987
- Distributing a visible surface algorithm over multiple processorsPublished by Association for Computing Machinery (ACM) ,1977