Serial/Parallel architectures for area-efficient vector multiplication

This publication has 10 references indexed in Scilit:

• Techniques to increase the computational throughput of bit-serial architectures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Efficient bit-serial complex multiplication and sum-of-products computation using distributed arithmetic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Serial/parallel modules for complex arithmetic
  Electronics Letters, 1986
• Efficient serial/parallel inner-product computation
  Electronics Letters, 1986
• A Fast Serial-Parallel Binary Multiplier
  IEEE Transactions on Computers, 1985
• A digital adaptive filter using a memory-accumulator architecture: Theory and realization
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
• A simple FFT butterfly arithmetic unit
  IEEE Transactions on Circuits and Systems, 1981
• Two's Complement Pipeline Multipliers
  IEEE Transactions on Communications, 1976
• On mechanization of vector multiplication
  Proceedings of the IEEE, 1975
• A new hardware realization of digital filters
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1974