Semi-parallel reconfigurable architectures for real-time LDPC decoding
- 1 January 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 579-585 Vol.1
- https://doi.org/10.1109/itcc.2004.1286526
Abstract
This paper presents a semi-parallel architecture for decoding low density parity check (LDPC) codes. A modified version of min-sum algorithm has been used which the advantage of simpler computations has compared to sum-product algorithm without any loss in performance. Special structure of the parity check matrix of the proposed code leads to an efficient semi-parallel implementation of the decoder for a family of (3, 6) LDPC codes. A prototype architecture has been implemented in VHDL on programmable hardware. The design is easily scalable and reconfigurable for larger block sizes. Simulation results show that our proposed decoder for a block length of 1536 bits can achieve data rates up to 127 Mbps.Keywords
This publication has 9 references indexed in Scilit:
- LDPC Codes From Generalized PolygonsIEEE Transactions on Information Theory, 2005
- A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Analysis of scaling soft information on low density parity check codeElectronics Letters, 2003
- A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoderIEEE Journal of Solid-State Circuits, 2002
- Low-power VLSI decoder architectures for LDPC codesPublished by Association for Computing Machinery (ACM) ,2002
- Efficient encoding of low-density parity-check codesIEEE Transactions on Information Theory, 2001
- Analysis of sum-product decoding of low-density parity-check codes using a Gaussian approximationIEEE Transactions on Information Theory, 2001
- Near Shannon limit performance of low density paritycheck codesElectronics Letters, 1996
- Low-density parity-check codesIEEE Transactions on Information Theory, 1962