A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoder

This publication has 7 references indexed in Scilit:

• LDPC code construction with flexible hardware implementation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
• A 54 Mbps (3,6)-regular FPGA LDPC decoder
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Evaluation of low-density parity-check codes over block fading channels
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder
  IEEE Journal of Solid-State Circuits, 2002
• Design of capacity-approaching irregular low-density parity-check codes
  IEEE Transactions on Information Theory, 2001
• Near Shannon limit performance of low density paritycheck codes
  Electronics Letters, 1996
• Low-density parity-check codes
  IEEE Transactions on Information Theory, 1962