Eliminating parasitic resistances in parameter extraction of semiconductor device models