Design techniques for high-speed, high-resolution comparators
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 27 (12) , 1916-1926
- https://doi.org/10.1109/4.173122
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A multistep ADC family with efficient architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An 8-bit 200-MHz BiCMOS comparatorIEEE Journal of Solid-State Circuits, 1990
- A 10-bit 5-Msample/s CMOS two-step flash ADCIEEE Journal of Solid-State Circuits, 1989
- A 100-MHz pipelined CMOS comparatorIEEE Journal of Solid-State Circuits, 1988
- A precision variable-supply CMOS comparatorIEEE Journal of Solid-State Circuits, 1982
- Amplifier techniques for combining low noise, precision, and high-speed performanceIEEE Journal of Solid-State Circuits, 1981
- Low-level MOS transistor amplifier using storage techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1973