Special Feature: Developing a Multiple-Instructon-Stream Single-Chip Processor

1 December 1979

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer

Vol. 12 (12) , 66-76
https://doi.org/10.1109/mc.1979.1658578

Abstract

Multiprocessing within a chip may be the next step in the evolution of single-chip microprocessors. The methodology described here achieves multiple-instruction-stream concurrency with a shared-resource pipeline architecture.

Keywords

This publication has 9 references indexed in Scilit:

Shared Cache for Multiple-Stream Computer Systems
IEEE Transactions on Computers, 1983
Microsystems a Microprocessor Architecture for a Changing World: The Motorola 68000
Computer, 1979
Exploring a Stack Architecture
Computer, 1977
Pipeline Architecture
ACM Computing Surveys, 1977
Empirical evaluation of some features of instruction set processor architectures
Communications of the ACM, 1977
Organization of Semiconductor Memories for Parallel-Pipelined Processors
IEEE Transactions on Computers, 1977
From Relays to MPU's
Computer, 1976
A multiminiprocessor system implemented through pipelining
Computer, 1974
A study of replacement algorithms for a virtual-storage computer
IBM Systems Journal, 1966