Power dissipation analysis and optimization of deep submicron CMOS digital circuits
- 1 May 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (5) , 707-713
- https://doi.org/10.1109/4.509853
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- A high performance 0.25 mu m CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Possibilities of deep-submicrometer CMOS for very-high-speed computer logicProceedings of the IEEE, 1993
- Low-power 1/2 frequency dividers using 0.1- mu m CMOS circuits built with ultrathin SIMOX substratesIEEE Journal of Solid-State Circuits, 1993
- Trading speed for low power by choice of supply and threshold voltagesIEEE Journal of Solid-State Circuits, 1993
- A Room Temperature 0.1 /spl mu/m CMOS on SOIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- BSIM: Berkeley short-channel IGFET model for MOS transistorsIEEE Journal of Solid-State Circuits, 1987