An architectural framework for supporting heterogeneous instruction-set architectures
- 1 June 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 26 (6) , 39-56
- https://doi.org/10.1109/2.214441
Abstract
An architectural framework that allows software applications and operating system code written for a given instruction set to migrate to different, higher performance architectures is described. The framework provides a hardware mechanism that enhances application performance while keeping the same program behavior from a user perspective. The framework is designed to accommodate program exceptions, self-modifying code, tracing, and debugging. Examples are given for IBM System/390 operating-system code and AIX utilities, showing the performance potential of the scheme using a very long instruction word (VLIW) machine as the high-performance target architecture.Keywords
This publication has 7 references indexed in Scilit:
- Using a lookahead window in a compaction-based parallelizing compilerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Migrating a CISC computer family onto RISC via object code translationPublished by Association for Computing Machinery (ACM) ,1992
- Performance from architecture: comparing a RISC and a CISC with similar hardware organizationPublished by Association for Computing Machinery (ACM) ,1991
- Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computersIEEE Transactions on Computers, 1990
- Run-time disambiguation: coping with statically unpredictable dependenciesIEEE Transactions on Computers, 1989
- A VLIW architecture for a trace scheduling compilerACM SIGARCH Computer Architecture News, 1987
- Implementing a cache consistency protocolACM SIGARCH Computer Architecture News, 1985