Parallel algorithms for FPGA placement

This publication has 7 references indexed in Scilit:

• An evaluation of parallel simulated annealing strategies with application to standard cell placement
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997
• Architectural and physical design challenges for one-million gate FPGAs and beyond
  Published by Association for Computing Machinery (ACM) ,1997
• FPGA and CPLD architectures: a tutorial
  IEEE Design & Test of Computers, 1996
• Parallel simulated annealing algorithms for cell placement on hypercube multiprocessors
  IEEE Transactions on Parallel and Distributed Systems, 1990
• Parallel standard cell placement algorithms with quality equivalent to simulated annealing
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• A Parallel Simulated Annealing Algorithm for the Placement of Macro-Cells
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Placement by Simulated Annealing on a Multiprocessor
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987