Modelling and optimising run-time reconfigurable systems
- 1 January 1996
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 167-176
- https://doi.org/10.1109/fpga.1996.564815
Abstract
We present a simple model for specifying and optimising designs which contain elements that can be reconfigured at run-time. In this model the control mechanism for reconfiguration can be implemented in many ways: by the user using multiplexers or other logic blocks, or by FPGAs which support dynamic partial reconfiguration. The model can be used for assessing trade-offs in run-time reconfigurable systems such as operation speed, design size, reconfiguration time and complexity of reconfiguration controllers; current work includes expressing the model in a framework which also captures layout information. Our approach is illustrated by various reconfigurable implementations for filtering and locating edges in images. The design tradeoffs of these implementations are being evaluated on a PCI platform, which contains a Xilinx 6216 device.Keywords
This publication has 10 references indexed in Scilit:
- Hardware-software codesign of multidimensional programsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A declarative approach to incremental custom computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design methodologies for partially reconfigured systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Binomial filtersJournal of Signal Processing Systems, 1996
- The XC6200 FastMap™ processor interfacePublished by Springer Nature ,1995
- Use of reconfigurability in variable-length code detection at video ratesPublished by Springer Nature ,1995
- Automatic synthesis of parallel programs targeted to dynamically reconfigurable logic arraysPublished by Springer Nature ,1995
- Compiling Ruby into FPGAsPublished by Springer Nature ,1995
- Artificial neural network implementation on a fine-grained FPGAPublished by Springer Nature ,1994
- Systematic serialisation of array-based architecturesIntegration, 1993