MOSFET technology for low-voltage/low-power applications
- 1 June 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 14 (3) , 68-77
- https://doi.org/10.1109/40.285230
Abstract
Certain limits influence MOSFET technology in low-voltage applications. When we reduce the power supply voltage in modern short-channel devices, both active power dissipation and hot carrier reliability improve more than Linearly. However, strong off-state power consumption requirements and increasing numbers of FETs in each integrated circuit, combined with the physical limit to the subthreshold slope, force designers to choose between high performance and high density.<>Keywords
This publication has 7 references indexed in Scilit:
- Infinitesimal machineryJournal of Microelectromechanical Systems, 1993
- A fundamental performance limit of optimized 3.3-V sub-quarter-micrometer fully overlapped LDD MOSFET'sIEEE Transactions on Electron Devices, 1992
- Impurity ionization in MOSFETs at very low temperaturesCryogenics, 1990
- Temperature-Scaling Theory for Low-Temperature-Operated MOSFET with Deep-Submicron ChannelJapanese Journal of Applied Physics, 1988
- The effect of high fields on MOS device and circuit performanceIEEE Transactions on Electron Devices, 1984
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974
- Ion-implanted complementary MOS transistors in low-voltage circuitsIEEE Journal of Solid-State Circuits, 1972