Gold gettering in silicon by phosphorous diffusion and argon implantation: Mechanisms and limitations
- 1 August 1981
- journal article
- Published by AIP Publishing in Journal of Applied Physics
- Vol. 52 (8) , 5090-5097
- https://doi.org/10.1063/1.329407
Abstract
The ability of phosphorus diffusion or argon implantation to remove gold from a silicon wafer has been studied. Both the gettering layer and the gettered substrate have been analyzed for their gold content by complementary techniques such as Rutherford backscattering, neutron activation analysis, and deep level transient spectroscopy. Phosphorus diffusion allows a very efficient gold removal when surface concentration CS and temperature T are kept in a well-defined domain (high CS , low T). On the contrary, the gettering is ineffective in the low CS , high T domain. The boundary between these two domains is found to be an iso-Fermi level curve corresponding to Ec −EF = 0.15 eV. These results are explained by the formation of a negatively charged (P, Au) pair. Argon implantation induces a damaged layer which is found to accomodate large amounts of metal. However, at annealing temperatures higher than 800 °C, gold is found to remain in the bulk at noticeable concentrations which increase with temperature. Such a behavior is attributed to a weak binding energy between gold atoms and the implantation-induced defects. Finally, as low temperatures are found to prevail in both cases, it is emphasized that the duration of the gettering step must be long enough so that gold can travel across the wafer. For example, in the case of argon implantation, a quite efficient gold removal is obtained at 800 °C only after 10 h.This publication has 32 references indexed in Scilit:
- Thermal generation of carriers in gold-doped siliconJournal of Applied Physics, 1980
- Effect of titanium, copper and iron on silicon solar cellsSolid-State Electronics, 1980
- A New Approach to Lattice Damage GetteringJournal of the Electrochemical Society, 1979
- Electrically active stacking faults in CMOS integrated circuitsJournal of Applied Physics, 1979
- The detrimental influence of stacking faults on the refresh time of MOS memoriesSolid-State Electronics, 1979
- Trap levels in P and N buried channel CCDSolid-State Electronics, 1978
- Elimination of Process‐Induced Stacking Faults by Preoxidation Gettering of Si Wafers: II . ProcessJournal of the Electrochemical Society, 1976
- Noise in buried channel charge-coupled devicesIEEE Journal of Solid-State Circuits, 1976
- An experimental method to analyse trapping centres in silicon at very low concentrationsSolid-State Electronics, 1975
- Elimination of Oxidation‐Induced Stacking Faults by Preoxidation Gettering of Silicon Wafers: I . Phosphorus Diffusion‐Induced Misfit DislocationsJournal of the Electrochemical Society, 1975