Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation
- 1 March 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 11 (3) , 373-383
- https://doi.org/10.1109/43.124424
Abstract
It is shown that a simplified model of power dissipation relates maximizing dissipation to maximizing gate output activity, appropriately weighted to account for differing load capacitances. To find the input or input sequence that minimizes the weighted activity, algorithms are given for transforming the problem to a weighted max-satisfiability problem, and exact and approximate algorithms for solving weighted max-satisfiability are presented. Algorithms for constructing the max-satisfiability problem for both dynamic and static CMOS, where for the latter dissipation caused by glitching is considered, are presented. The authors present efficient exact and approximate methods for solving weighted max-satisfiability and show that these methods are viable for large-scale problems through examination of experimental resultsKeywords
This publication has 6 references indexed in Scilit:
- Pattern-independent current estimation for reliability analysis of CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Estimation of maximum currents in MOS IC logic circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Logic verification algorithms and their parallel implementationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- The NP-completeness column: an ongoing guideJournal of Algorithms, 1985