Estimation of maximum currents in MOS IC logic circuits
- 1 June 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 9 (6) , 642-654
- https://doi.org/10.1109/43.55194
Abstract
The authors deal with estimating currents in nMOS/CMOS IC logic circuits at three levels of hierarchies: gate level, macro level, and power/ground distribution level. Models are developed for estimating currents in a macro-cell (macro) in response to input excitations. Algorithms are developed to estimate the maximum current requirement for a macro and to identify the input excitation at which the maximum current occurs. The macro currents are used to estimate the maximum currents in the segments of power (ground) distribution systems. Some of the algorithms provide tradeoff between runtime and quality of solutions. Experimental results are includedKeywords
This publication has 7 references indexed in Scilit:
- Pattern-independent current estimation for reliability analysis of CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimum design of reliable IC power networks having general graph topologiesPublished by Association for Computing Machinery (ACM) ,1989
- Switch-Level Timing Simulation of MOS VLSI CircuitsPublished by Springer Nature ,1988
- Power distribution techniques for VLSI circuitsIEEE Journal of Solid-State Circuits, 1986
- Switch-Level Delay Models for Digital MOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Electromigration and failure in electronics: An introductionProceedings of the IEEE, 1971
- Electromigration failure modes in aluminum metallization for semiconductor devicesProceedings of the IEEE, 1969