A 12-bit 500-ns subranging ADC
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 24 (6) , 1498-1506
- https://doi.org/10.1109/4.44985
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- A 10-bit 20-MHz two-step parallel A/D converter with internal S/HIEEE Journal of Solid-State Circuits, 1989
- A 14-bit 10- mu s subranging A/D converter with S/HIEEE Journal of Solid-State Circuits, 1988
- A pipelined 5-Msample/s 9-bit analog-to-digital converterIEEE Journal of Solid-State Circuits, 1987
- A monolithic 10-bit A/D using I/sup 2/L and LWT thin-film resistorsIEEE Journal of Solid-State Circuits, 1978
- Linear electronic analog/digital conversion architectures, their origins, parameters, limitations, and applicationsIEEE Transactions on Circuits and Systems, 1978
- A monolithic 8-bit D/A converter with a new scheme for error compensationIEEE Journal of Solid-State Circuits, 1975