Three-level decomposition with application to PLDs
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 628-633
- https://doi.org/10.1109/iccd.1991.139989
Abstract
A scheme for programmable logic array (PLA) decomposition that consists of one level of PLAs followed by a second level of simple two-input logic gates is presented. The propagation delay is therefore the sum of the delay through one level of PLA and one level of two-input gates. Since the delay through a two-input gate is significantly less than that through a PLA, the timing performance of the new scheme is generally superior to those of earlier PLA decomposition schemes. The sizes of the PLAs used depend on the choice of the two-input gates. An algorithm is presented that chooses the functionality of the gates such that the areas of the first-level PLAs are minimized, further improving performance. The new decomposition scheme was developed for the automatic programming of a programmable logic device (PLD) which had basically a three level architecture. The functional unit for such a PLD is described and the application of the algorithm to the programming of these functional units is discussed. Experimental results show that the new scheme significantly reduces the area over the single PLA implementation.Keywords
This publication has 8 references indexed in Scilit:
- PLA decomposition with generalized decodersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Boolean decomposition of programmable logic arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An efficient output phase assignment for PLA minimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Multiple-Valued Logic Minimization for PLA SynthesisPublished by Defense Technical Information Center (DTIC) ,1986
- Input Variable Assignment and Output Phase Optimization of PLA'sIEEE Transactions on Computers, 1984
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- A State-Machine Synthesizer -- SMSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- MINI: A Heuristic Approach for Logic MinimizationIBM Journal of Research and Development, 1974