Characterization and reduction of simultaneous switching noise for a multilayer package
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 949-956
- https://doi.org/10.1109/ectc.1994.367514
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Considerations on package design for high speed and high pin count CMOS devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Electrical design methodology of a 407 pin multi-layer ceramic packagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- FDTD modeling of noise in computer packagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- AC design issues for a multireference computer packagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An 820 pin PGA for ultra large-scale BiCMOS devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effects of skewing CMOS output driver switching on the 'simultaneous' switching noisePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The current distribution and AC resistance of a microstrip structureIEEE Transactions on Microwave Theory and Techniques, 1990