Signal Delay in General RC Networks
- 1 October 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 3 (4) , 331-349
- https://doi.org/10.1109/tcad.1984.1270090
Abstract
Based upon the delay of Elmore, a single value of delay is derived for any node in a general RC network. The effects of parallel connections and stored charge are properly taken into consideration. A technique called tree decomposition and load redistribution is introduced that is capable of dealing with general RC networks without sacrificing a number of desirable properties of tree networks. An experimental simulator called SDS (Signal Delay Simulator) has been developed. For all the examples tested so far, this simulator runs two to three orders of magnitude faster than SPICE, and detects all transitions and glitches at approximately the correct time.Keywords
This publication has 7 references indexed in Scilit:
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- TV: An nMOS Timing AnalyzerPublished by Springer Nature ,1983
- Path Delay Analysis for Hierarchical Building Block Layout SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982
- Signal Delay in RC Tree NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948