Experiments using automatic physical design techniques for optimizing circuit performance
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A system is described that accepts a transistor-level net list, tunes it for high performance, and automatically lays it out. The system consists primarily of two components, TILOS and SC2D. TILOS adjusts transistor sizes and reorders series devices to meet user-supplied performance specifications, while using the smallest size transistors possible. The sized net list is placed and routed by SC2D, which produces a virtual-grid layout ready for compaction. The algorithms and procedures involved in these two tools are described, and their effect is illustrated with several examples, ranging from hundreds to tens of thousands of transistors.Keywords
This publication has 12 references indexed in Scilit:
- iCOACH: a circuit optimization aid for CMOS high-performance circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A set of switch-level synthesis toolsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Macromodeling and Optimization of Digital MOS VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Electrical optimization of PLAsPublished by Association for Computing Machinery (ACM) ,1985
- An algorithm for CMOS timing and area optimizationIEEE Journal of Solid-State Circuits, 1984
- A "Greedy" Channel RouterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Signal Delay in RC Tree NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Geometric Programming: Methods, Computations and ApplicationsSIAM Review, 1980
- Convex AnalysisPublished by Walter de Gruyter GmbH ,1970
- An Efficient Heuristic Procedure for Partitioning GraphsBell System Technical Journal, 1970