Segment delay faults: a new fault model
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10930167,p. 32-39
- https://doi.org/10.1109/vtest.1996.510832
Abstract
We propose a segment delay fault model to represent any general delay defect ranging from a spot defect to a distributed defect. The segment length, L, is a parameter that can be chosen based on available statistics about the types of manufacturing defects. Once L is chosen, the fault list contains all segments of length L and paths whose entire lengths are less than L. Both rising and falling transitions at the origin of segments are considered. Choosing segments of a small length can prevent an explosion of the number of faults considered. At the same time, a defect over a segment may be large enough to affect any path passing through it. We present an efficient algorithm to compute the number of segments of any possible length in a circuit. We define various classes of segment delay fault tests-robust, transition, and non-robust-that offer a trade-off between fault coverage and quality.Keywords
This publication has 18 references indexed in Scilit:
- On the detection of delay faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On path selection in combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Classification and test generation for path-delay faults using single stuck-fault testsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fault coverage estimation by test vector samplingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Synthesis of delay-verifiable combinational circuitsIEEE Transactions on Computers, 1995
- RESIST: a recursive test pattern generation algorithm for path delay faults considering various test classesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- DYNAMITE: an efficient automatic test pattern generation system for path delay faultsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- On computing the sizes of detected delay faultsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Parallel pattern fault simulation of path delay faultsPublished by Association for Computing Machinery (ACM) ,1989
- On Delay Fault Testing in Logic CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987