On computing the sizes of detected delay faults
- 1 March 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 9 (3) , 299-312
- https://doi.org/10.1109/43.46805
Abstract
Defects in integrated circuits can cause delay faults of various sizes. Testing for delay faults has the goal of detecting a large fraction of these faults for a wide range of fault sizes. Hence, an evaluation scheme for a delay fault test must not only compute whether or not a delay fault was detected, but also calculate the sizes of detected delay faults. Delay faults have the counterintuitive property that a test for a fault of one size need not be a test for a similar fault of a larger size. This makes it difficult to answer questions about the sizes of delay faults detected by a set of tests. A model for delay faults that answers such questions correctly, but with calculations simple enough to be done for large circuits, is presentedKeywords
This publication has 7 references indexed in Scilit:
- On the detection of delay faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Delay test generation. I. Concepts and coverage metricsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Random pattern testability of delay faultsIEEE Transactions on Computers, 1988
- Timing analysis using functional analysisIEEE Transactions on Computers, 1988
- Transition Fault SimulationIEEE Design & Test of Computers, 1987
- Timing Analysis of Computer HardwareIBM Journal of Research and Development, 1982
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976