Delay test generation. I. Concepts and coverage metrics
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 857-866
- https://doi.org/10.1109/test.1988.207873
Abstract
An approach to test for delay faults is presented. A variable size delay fault model is used to represent these failures. The nominal gate delays with the manufacturing tolerances are an integral part of the model and are used in the propagation of simplified waveforms through the logic network. The faulty waveforms are functions of the variable-size delay fault. For each fault and test pattern, a threshold is computed such that this fault is detected if its size exceeds ε. This threshold is used (along with the minimum slack at the fault site) to determine a metric called quality. The quality of detection for a fault measures how close the test came to exposing the ideally smallest-size fault at that point. This metric (together with the traditional fault coverage) gives a complete measure of the goodness of the test Author(s) Iyengar, V.S. IBM, Yorktown Heights, NY, USA Rosen, Barry K. ; Spillinger, I.Keywords
This publication has 6 references indexed in Scilit:
- Random pattern testability of delay faultsIEEE Transactions on Computers, 1988
- Transition Fault SimulationIEEE Design & Test of Computers, 1987
- SMART And FAST: Test Generation for VLSI Scan-Design CircuitsIEEE Design & Test of Computers, 1986
- Modeling and Testing for Timing Faults in Synchronous Sequential CircuitsIEEE Design & Test of Computers, 1984
- Timing Analysis of Computer HardwareIBM Journal of Research and Development, 1982
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976