ACHIEVING COMPLETE DELAY FAULT TESTABILITY BY EXTRA INPUTS
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 273-282
- https://doi.org/10.1109/test.1991.519519
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- On the design of robust multiple fault testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of robust testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of path delay fault testable combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis and optimization procedures for robustly delay-fault testable combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of multioutput CMOS combinational logic circuits for robust testabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic CircuitsIEEE Transactions on Computers, 1986
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- Easily Testable Sequential Machines with Extra InputsIEEE Transactions on Computers, 1975