Design of multioutput CMOS combinational logic circuits for robust testability
- 1 January 1989
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 8 (11) , 1222-1226
- https://doi.org/10.1109/43.41507
Abstract
The author proposes a testable design for multioutput functions using parity gates that always produces a realization with robust tests. The use of parity gates allows more logic sharing among various outputs than would have been possible otherwise. The solution presented here has the ability to accommodate any fan-in restriction and grow in number of levels. The new design is well suited for multioutput circuitsKeywords
This publication has 6 references indexed in Scilit:
- On the design of robust testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault Detection and Design For Testability of CMOS Logic CircuitsPublished by Springer Nature ,1988
- Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic CircuitsIEEE Transactions on Computers, 1986
- Design of Testable CMOS Logic Circuits Under Arbitrary DelaysIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978